



US 20180269232A1

(19) **United States**(12) **Patent Application Publication**
CAI(10) **Pub. No.: US 2018/0269232 A1**(43) **Pub. Date: Sep. 20, 2018**(54) **PIXEL DRIVING CIRCUIT AND OLED
DISPLAY DEVICE****Publication Classification**(71) Applicant: **Shenzhen China Star Optoelectronics
Technology Co. Ltd.**, Shenzhen,
Guangdong (CN)(72) Inventor: **Yuying CAI**, Shenzhen, Guangdong
(CN)(73) Assignee: **Shenzhen China Star Optoelectronics
Technology Co. Ltd.**, Shenzhen,
Guangdong (CN)(51) **Int. Cl.****H01L 27/12** (2006.01)**H01L 27/32** (2006.01)**G09G 3/3225** (2006.01)**H01L 51/52** (2006.01)(52) **U.S. Cl.**CPC **H01L 27/1214** (2013.01); **H01L 27/3244**
(2013.01); **G09G 2310/0264** (2013.01); **H01L**
51/5206 (2013.01); **H01L 51/5221** (2013.01);
G09G 3/3225 (2013.01)(21) Appl. No.: **15/533,445**(22) PCT Filed: **Apr. 20, 2017**(86) PCT No.: **PCT/CN2017/081248**

§ 371 (c)(1),


(2) Date: **Jun. 6, 2017**(30) **Foreign Application Priority Data**

Mar. 16, 2017 (CN) 201710156977.6

(57)

ABSTRACT

A pixel driving circuit and an OLED display are provided. The pixel driving circuit includes a first TFT, a second TFT, a third TFT, a fourth TFT, a capacitor, and an OLED. A gate of the third TFT is coupled to the scanning signal. A source of the third TFT is coupled to a drain of the fourth TFT. A gate of the fourth TFT is coupled to a data signal and a source of the fourth is coupled to a second reference voltage signal. The fourth TFT controls the electric current of the first TFT with the data signal and the second reference signal during the compensation stage of threshold voltage. Further, the compensation voltage of the first TFT is compensated.






Fig. 1 (Related art)




Fig. 2 (Related art)




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9

PIXEL DRIVING CIRCUIT AND OLED DISPLAY DEVICE

BACKGROUND

1. Field of the Disclosure

[0001] The present disclosure relates to the field of liquid crystal display, and more particularly, to a pixel driving circuit and an organic light-emitting diode (OLED) display device.

2. Description of Related Art

[0002] An OLED display device of related art is recognized by the industry to have an extremely developmental potential because the OLED display device has advantages of compactness, simple structure, self-illumination, high brightness, wide viewing angle, short response time, etc.

[0003] The OLED device is an electric current driven device. The electric current flows through the OLED to make the OLED give out light. The brightness of the OLED is determined by the electric current. Most integrated circuits (ICs) of related art merely transmits voltage signals so the pixel driving circuit of the OLED needs to transforming a voltage signal into an electric current signal. The pixel driving circuit of related art is a 2T1C pixel with the structure of two TFTs and one capacitor. With the structure, the pixel driving circuit can transform the voltage into the electric current. However, the pixel driving circuit of related art does not have the function of compensation.

[0004] FIG. 1 is a circuit diagram of a 2T1C pixel driving circuit of related art. The 2T1C pixel driving circuit includes a first thin-film transistor (TFT) T10, a second TFT T20, and a capacitor Cs. The first TFT T10 is a driving TFT. The second TFT T20 is a switch TFT. The capacitor Cs is a storage capacitor. Specifically, a gate of the second TFT T20 is electrically connected to a scanning signal Vsel. A source of the second TFT T20 is electrically connected to a data signal Vdata. A drain of the second TFT T20 is electrically connected to a gate of the first TFT T10. A drain of the first TFT T10 is electrically connected to a power signal Vdd. A source of the first TFT T10 is electrically connected to an anode node level of the OLED D. A cathode of the OLED D is electrically connected to a ground terminal. One terminal of the capacitor Cs is electrically connected to a drain of the second TFT T20. The other terminal of the capacitor Cs is electrically connected to the source of the first TFT T10.

[0005] Please refer to FIG. 2 as well. FIG. 2 illustrates a timing diagram of a 2T1C pixel driving circuit as illustrated in FIG. 1. The working process of the 2T1C pixel driving circuit is divided into a first working stage S10 and a second working stage S20. At the first working stage S10, the data signal Vdata is a display data signal VDATA, and the scanning signal Vsel is at high voltage level. At the first working stage S20, the data signal Vdata is at low voltage level, and the scanning signal Vsel is at low voltage level as well. At the first working stage S10 and the second working stage S20, the power signal Vdd is constant high voltage.

[0006] In the present embodiment, the OLED D gives out light at the second working stage S20. Meanwhile, a gate-source voltage V_{gs} imposed on the first TFT T10, which drives the OLED D to light, satisfies the following equation:

$$V_{gs} = VDATA - V_{OLED};$$

[0007] where VDATA indicates the data signal at high voltage level, and V_{OLED} indicates voltage level of an anode node of the OLED D.

[0008] As the equation tells, the gate-source voltage V_{gs} for driving illumination of the OLED D is irrelevant to the threshold voltage imposed on the first TFT T10. Therefore, the 2T1C pixel driving circuit fails to compensate the threshold voltage imposed on the driving TFT, i.e., the first TFT T10.

SUMMARY

[0009] An object of the present disclosure is to propose a pixel driving circuit and an organic light-emitting diode (OLED) display device to effectively compensate for threshold voltage imposed on a driving TFT because of change.

[0010] According to a first aspect of the present disclosure, a pixel driving circuit includes a first thin-film transistor (TFT), a second TFT, a third TFT, a fourth TFT, a capacitor, and an organic light-emitting diode (OLED). A gate of the first TFT is electrically connected to a first node, a source of the first TFT electrically connected to a second node, and a drain of the first TFT electrically connected to a power signal. A gate of the second TFT is electrically connected to a scanning signal, a source of the second TFT is electrically connected to a first reference voltage signal, and a drain of the second TFT is electrically connected to the first node. A gate of the third TFT is electrically connected to the scanning signal. A source of the third TFT is electrically connected to a drain of the fourth TFT. A drain of the third TFT is electrically connected to the second node. A gate of the fourth TFT is electrically connected to a data signal, and a source of the fourth is electrically connected to a second reference voltage signal. One terminal of the capacitor is electrically connected to the first node. The other terminal of the capacitor is electrically connected to the second node. An anode of the OLED is electrically connected to the second node. A cathode of the OLED is electrically connected to a ground terminal. The first reference voltage signal is the power signal. A voltage across a gate and a source of the first TFT satisfies the following equation:

$$V_{gs} = \left[\left(\frac{W}{L} \right)_{T4} / \left(\frac{W}{L} \right)_{T1} \right]^{\frac{1}{2}} (VDATA1 - Vb - Vth3) + Vth1;$$

[0011] where V_{gs} indicates the voltage across a gate and a source of the first TFT; Vb indicates a second reference voltage provided by the second reference voltage signal;

$$\left(\frac{W}{L} \right)_{T4}$$

indicates the ratio of the width to the length of a channel of the fourth TFT;

$$\left(\frac{W}{L} \right)_{T1}$$

indicates the ratio of the width to the length of a channel of the first TFT; VDATA1 is a display data signal at high voltage level provided by the data signal; Vth3 is a threshold voltage imposed on the third TFT; Vth1 is the threshold voltage imposed on the first TFT.

[0012] According to a second aspect of the present disclosure, a pixel driving circuit includes a first thin-film transistor (TFT), a second TFT, a third TFT, a fourth TFT, a capacitor, and an organic light-emitting diode (OLED). A gate of the first TFT is electrically connected to a first node, a source of the first TFT electrically connected to a second node, and a drain of the first TFT electrically connected to a power signal. A gate of the second TFT is electrically connected to a scanning signal, a source of the second TFT is electrically connected to a first reference voltage signal, and a drain of the second TFT is electrically connected to the first node. A gate of the third TFT is electrically connected to the scanning signal. A source of the third TFT is electrically connected to a drain of the fourth TFT. A drain of the third TFT is electrically connected to the second node. A gate of the fourth TFT is electrically connected to a data signal, and a source of the fourth is electrically connected to a second reference voltage signal. One terminal of the capacitor is electrically connected to the first node. The other terminal of the capacitor is electrically connected to the second node. An anode of the OLED is electrically connected to the second node. A cathode of the OLED is electrically connected to a ground terminal.

[0013] According to a third aspect of the present disclosure, an organic light-emitting diode (OLED) display includes a pixel driving circuit. The pixel driving circuit includes a first thin-film transistor (TFT), a second TFT, a third TFT, a fourth TFT, a capacitor, and an organic light-emitting diode (OLED). A gate of the first TFT is electrically connected to a first node, a source of the first TFT electrically connected to a second node, and a drain of the first TFT electrically connected to a power signal. A gate of the second TFT is electrically connected to a scanning signal, a source of the second TFT is electrically connected to a first reference voltage signal, and a drain of the second TFT is electrically connected to the first node. A gate of the third TFT is electrically connected to the scanning signal. A source of the third TFT is electrically connected to a drain of the fourth TFT. A drain of the third TFT is electrically connected to the second node. A gate of the fourth TFT is electrically connected to a data signal, and a source of the fourth is electrically connected to a second reference voltage signal. One terminal of the capacitor is electrically connected to the first node. The other terminal of the capacitor is electrically connected to the second node. An anode of the OLED is electrically connected to the second node. A cathode of the OLED is electrically connected to a ground terminal.

[0014] The present disclosure can bring beneficiary effects as describes: The fourth TFT is introduced in pixel driving circuit and the OLED display device to control the electric current of the first TFT with the data signal and the second reference signal during the compensation stage of threshold voltage. Further, the compensation voltage of the first TFT (i.e., a driving TFT) is compensated. Because of the introduction of the third TFT, the voltage level of a gate of the first TFT prevents from being affected by the second reference voltage sign during the lighting stage.

BRIEF DESCRIPTION OF THE DRAWINGS

[0015] FIG. 1 is a circuit diagram of a conventional 2T1C pixel driving circuit.

[0016] FIG. 2 illustrates a timing diagram of a 2T1C pixel driving circuit as illustrated in FIG. 1.

[0017] FIG. 3 is a circuit diagram of a pixel driving circuit according to a first embodiment of the present disclosure.

[0018] FIG. 4 illustrates a timing diagram of the pixel driving circuit as illustrated in FIG. 3.

[0019] FIG. 5 is a circuit diagram of a pixel driving circuit according to a second embodiment of the present disclosure.

[0020] FIG. 6 illustrates a timing diagram of a pixel driving circuit as illustrated in FIG. 5.

[0021] FIG. 7 illustrates a relationship of the electric current flowing through the OLED when a drift value of the threshold voltage of the conventional 2T1C driving TFT and a drift value of the threshold voltage of the first TFT.

[0022] FIG. 8 illustrates a relationship of the electric current flowing through the OLED when a drift value of the threshold voltage of the driving TFT in the present disclosure and a drift value of the threshold voltage of the first TFT.

[0023] FIG. 9 is a schematic diagram of an organic light-emitting diode (OLED) display according to an embodiment of the present disclosure.

DETAILED DESCRIPTION OF THE EMBODIMENTS

[0024] The invention is described below in detail with reference to the accompanying drawings, wherein like reference numerals are used to identify like elements illustrated in one or more of the figures thereof, and in which exemplary embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the particular embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.

[0025] FIG. 3 is a circuit diagram of a pixel driving circuit according to a first embodiment of the present disclosure. The pixel driving circuit 100 includes a first thin-film transistor (TFT) T1, a second TFT T2, a third TFT T3, a fourth TFT T4, a capacitor C1, and an organic light-emitting diode (OLED) D1. The first TFT T1 is a driving TFT. The second TFT T2 and the third TFT T3 both are switch TFTs. The capacitor C1 is a storage capacitor.

[0026] A gate of the first TFT T1 is electrically connected to the first node g. A source of the first TFT T1 is electrically connected to the second node s. A drain of the first TFT T1 is electrically connected to a power signal Vdd1. A gate of the second TFT T2 is electrically connected to a scanning signal Vsel1. A source of the second TFT T2 is electrically connected to a first reference voltage signal Vref1. A drain of the second TFT T2 is electrically connected to the first node g. A gate of the third TFT T3 is electrically connected to the scanning signal Vsel1. A source of the third TFT T3 is electrically connected to a drain of the fourth TFT T4. A drain of the third TFT T3 is electrically connected to the second node s. A gate of the fourth TFT T4 is electrically connected to the data signal Vdata1. A source of the fourth

TFT T4 is electrically connected to a second reference voltage signal Vref2. One terminal of the capacitor C1 is electrically connected to the first node g. The other terminal of the capacitor C1 is electrically connected to the second node s. An anode of the OLED D1 is electrically connected to the second node s. A cathode of the OLED D1 is electrically connected to a ground terminal GND.

[0027] In another embodiment, a thin-film transistor (TFT) T1, a second TFT T2, a third TFT T3, and a fourth TFT T4 all are low temperature poly-silicon (LTPS) TFTs, oxide semiconductor TFTs, or amorphous silicon (α -Si) TFTs.

[0028] FIG. 4 illustrates a timing diagram of the pixel driving circuit 100 as illustrated in FIG. 3. As FIG. 4 illustrates, the working process of the pixel driving circuit 100 are divided into a compensation stage of threshold voltage S1 and a lighting stage S2.

[0029] The first reference voltage signal Vref1 and the second reference voltage signal Vref2 both are constant low voltage in the working process of the pixel driving circuit 100. The first reference voltage signal Vref1 is configured to provide a first reference voltage Va. The second reference voltage signal Vref2 is configured to provide a second reference voltage Vb. A power signal Vdd1 is constant high voltage. The data signal Vdata1 and the scanning signal Vsel1 correspond to the compensation stage of threshold voltage S1 and the lighting stage S2 successively.

[0030] In another embodiment, a data signal Vdata1 and a scanning signal Vsel1 both are generated through an external timing controller. A first reference voltage signal Vref1, a second reference voltage signal Vref2, a power signal Vdd1 all are generated through a constant voltage source.

[0031] The data signal Vdata1 is a display data signal VDATA1 at high voltage level, and the scanning signal Vsel1 is at high voltage level during the compensation stage of threshold voltage S1 so that the first TFT T1, the second TFT T2, the third TFT T3, and the fourth TFT T4 all are turned on. The data signal Vdata1 writes the display data signal VDATA1 at high voltage level into the source of the first TFT T1 through the third TFT T3 and the fourth TFT T4. The first reference voltage Va provided by the first reference voltage signal Vref1 is written into the gate of the first TFT T1 through the second TFT T2.

[0032] That is, during the compensation stage of threshold voltage S1, equations are as follows:

$$\begin{aligned} V_g &= V_a; \\ V_s &= V_a - \left[\left(\frac{W}{L} \right)_{T4} / \left(\frac{W}{L} \right)_{T1} \right]^{\frac{1}{2}} (V_{DATA1} - V_b - V_{th3}) - V_{th1}; \\ V_{gs} &= V_g - V_s = \left[\left(\frac{W}{L} \right)_{T4} / \left(\frac{W}{L} \right)_{T1} \right]^{\frac{1}{2}} (V_{DATA1} - V_b - V_{th3}) + V_{th1}. \end{aligned} \quad (1)$$

[0033] where V_g indicates the voltage level of the first node g (i.e., the voltage level of the gate of the first TFT T1); V_s indicates the voltage level of the second node s (i.e., the voltage level of the source of the first TFT T1); V_{gs} indicates the voltage across a gate and a source of the first TFT T1; V_a indicates a first reference voltage, and V_b indicates a second reference voltage;

$$\left(\frac{W}{L} \right)_{T4}$$

indicates the ratio of the width to the length of a channel of the fourth TFT T4;

$$\left(\frac{W}{L} \right)_{T1}$$

indicates the ratio of the width to the length of a channel of the first TFT T1; VDATA1 is a data signal at high voltage level; V_{th3} is a threshold voltage imposed on the third TFT T3; V_{th1} is the threshold voltage imposed on the first TFT T1.

[0034] The data signal Vdata1 is at low voltage level, and the scanning signal Vsel1 is at low voltage level during the lighting stage S2 so that the first TFT T1 and the fourth TFT T4 are turned on, and the second TFT T2 and the third TFT T3 are disconnected. The gate-source voltage V_{gs} imposed on the first TFT T1 remains stable under the function of storage of the capacitor C1.

[0035] The gate-source voltage V_{gs} for driving the OLED D1 to light includes a threshold voltage imposed on the first TFT T10. The electric current flowing through the OLED D1 and the square of the difference of the gate-source voltage V_{gs} and the threshold voltage imposed on the first TFT T10 are in direct proportion. Therefore, the electric current flowing through the OLED D1 is irrelevant to the threshold voltage imposed on the first TFT T10, that is, the driving TFT. In other words, the threshold voltage is compensated.

[0036] At the compensation stage of threshold voltage S1 in the present embodiment, the gate of the fourth TFT T4 is controlled by the data signal at high voltage level VDATA1, and the source is controlled by the second reference voltage Vb so the electric current flowing through the first TFT T10 is well controlled by the data signal at high voltage level VDATA1 and the second reference voltage Vb. At the lighting stage S2, the third TFT T3 can prevent the second reference voltage Vb from affecting the voltage level of the gate of the first TFT T10.

[0037] In the present embodiment, to ensure the first TFT T1 is turned on normally in the working process of the pixel driving circuit 100, the second reference voltage Vb needs to satisfy the following equation:

$$V_b < V_{DATA1} - V_{th3}. \quad (2)$$

[0038] In the present embodiment, to ensure the first TFT T1 is turned on normally during the compensation stage of threshold voltage S1, the first TFT T1 is turned on normally while the OLED D1 cannot be turned on. The first reference voltage Va satisfies the following equation:

$$\left[\left(\frac{W}{L} \right)_{T4} / \left(\frac{W}{L} \right)_{T1} \right]^{\frac{1}{2}} (V_{DATA1} - V_b - V_{th3}) - V_{th1} + V_{oled1} > V_a \quad (3)$$

and

$$V_a > \left[\left(\frac{W}{L} \right)_{T4} / \left(\frac{W}{L} \right)_{T1} \right]^{\frac{1}{2}} (V_{DATA1} - V_b - V_{th3}) - V_{th1}.$$

[0039] where Voled1 indicates voltage level of an anode node level of the OLED D1 during the compensation stage of threshold voltage.

[0040] FIG. 5 is a circuit diagram of a pixel driving circuit 200 according to a second embodiment of the present disclosure. The difference between the pixel driving circuit 200 and the pixel driving circuit 100 as FIG. 3 illustrates is that a first reference voltage signal Vref1 is a power signal Vdd1 in the pixel driving circuit 200.

[0041] That is, no first reference signals Vref1 are in the pixel driving circuit 200. A source of the second TFT T2 is directly connected to the power signal Vdd1.

[0042] Please refer to FIG. 6 as well. FIG. 6 illustrates a timing diagram of a pixel driving circuit 200 as illustrated in FIG. 5. The difference between the pixel driving circuit 200 and the pixel driving circuit 100 as FIG. 4 illustrates is the working process. In the pixel driving circuit 200 as FIG. 6 illustrates, the power signal Vdd1 is at referring low voltage level during the compensation stage of threshold voltage S1. The referring low voltage level is a first reference voltage Va. The power signal Vdd1 is at high voltage level during the lighting stage S2.

[0043] The power signal Vdd1, the data signal Vdata1, and the scanning signal Vsel1 all are generated through an external timing controller in the present embodiment. A second reference voltage signal Vref2 is generated through a constant voltage source.

[0044] In the present embodiment, the voltage level of a gate of the first TFT T1, the voltage level of the source of the first TFT T1, and the gate-source voltage V_{gs} satisfy the equation (1). The first reference voltage Va satisfies the equation (3). The second reference voltage Vb satisfies the equation (2).

[0045] Different from the first embodiment, the first reference voltage Va is the referring low voltage level of the power signal Vdd1 in the present embodiment.

[0046] Please refer to FIG. 7 and FIG. 8. FIG. 7 illustrates a relationship of the electric current I_{OLED} flowing through the OLED when a drift value ΔV_{th} of the threshold voltage V_{th} of the conventional 2T1C driving TFT (i.e., the first TFT T10) and a drift value ΔV_{oled} of the threshold voltage V_{th1} of the first TFT T1 are 0 volts, +0.5V, and -0.5V. FIG. 8 illustrates a relationship of the electric current I_{OLED} flowing through the OLED when a drift value ΔV_{th} of the threshold voltage V_{th} of the driving TFT (i.e., the first TFT T10) 100 or 200 in the present disclosure and a drift value ΔV_{oled} of the threshold voltage V_{th1} of the first TFT T1 are 0 volts, +0.5V, and -0.5V. Compared FIG. 7 and FIG. 8, the variation of the electric current flowing through the OLED in the present disclosure is obviously less than the variation of the electric current flowing through the OLED in the 2T1C driving TFT without any compensation. Therefore, the threshold voltage of the driving TFT can be effectively compensated. Not only lighting stability of the OLED is ensured but also the display brightness of the OLED display panel keeps stable. The threshold voltage does not vary with use time, which means that the display quality is improved.

[0047] FIG. 9 is a schematic diagram of an organic light-emitting diode (OLED) display 1 according to an embodiment of the present disclosure. The OLED display 1 includes a pixel driving circuit 2. The pixel driving circuit 2 is the pixel driving circuit 100 or the pixel driving circuit 200.

[0048] The present disclosure can bring beneficiary effects as describes: The fourth TFT is introduced in the pixel

driving circuit and the OLED display device to control the electric current of the first TFT with the data signal and the second reference signal during the compensation stage of threshold voltage. Further, the compensation voltage of the first TFT (i.e., a driving TFT) is compensated. Because of the introduction of the third TFT, the voltage level of a gate of the first TFT prevents from being affected by the second reference voltage sign during the lighting stage.

[0049] The present disclosure is described in detail in accordance with the above contents with the specific preferred examples. However, this present disclosure is not limited to the specific examples. For the ordinary technical personnel of the technical field of the present disclosure, on the premise of keeping the conception of the present disclosure, the technical personnel can also make simple deductions or replacements, and all of which should be considered to belong to the protection scope of the present disclosure.

What is claimed is:

1. A pixel driving circuit, comprising: a first thin-film transistor (TFT), a second TFT, a third TFT, a fourth TFT, a capacitor, and an organic light-emitting diode (OLED);

a gate of the first TFT electrically connected to a first node, a source of the first TFT electrically connected to a second node, a drain of the first TFT electrically connected to a power signal;

a gate of the second TFT electrically connected to a scanning signal, a source of the second TFT electrically connected to a first reference voltage signal, a drain of the second TFT electrically connected to the first node;

a gate of the third TFT electrically connected to the scanning signal; a source of the third TFT electrically connected to a drain of the fourth TFT; a drain of the third TFT is electrically connected to the second node;

a gate of the fourth TFT electrically connected to a data signal, a source of the fourth electrically connected to a second reference voltage signal;

one terminal of the capacitor electrically connected to the first node; the other terminal of the capacitor electrically connected to the second node;

an anode of the OLED electrically connected to the second node; a cathode of the OLED electrically connected to a ground terminal;

wherein the first reference voltage signal is the power signal,

wherein a voltage across a gate and a source of the first TFT satisfies the following equation:

$$V_{gs} = \left[\left(\frac{W}{L} \right)_{T4} / \left(\frac{W}{L} \right)_{T1} \right]^{\frac{1}{2}} (V_{DATA1} - V_b - V_{th3}) + V_{th1};$$

where V_{gs} indicates the voltage across a gate and a source of the first TFT; V_b indicates a second reference voltage provided by the second reference voltage signal;

$$\left(\frac{W}{L} \right)_{T4}$$

indicates the ratio of the width to the length of a channel of the fourth TFT;

$$\left(\frac{W}{L}\right)_{T1}$$

indicates the ratio of the width to the length of a channel of the first TFT; VDATA1 is a display data signal at high voltage level provided by the data signal; Vth3 is a threshold voltage imposed on the third TFT; Vth1 is the threshold voltage imposed on the first TFT.

2. The pixel driving circuit of claim 1, wherein the second reference voltage signal is constant low voltage; the power signal, the data signal, and the scanning signal correspond to a compensation stage of threshold voltage and a lighting stage.

during the compensation stage of threshold voltage, the power signal is at referring low voltage level; the data signal is the display data signal at high voltage level; the scanning signal is at high voltage level;

during the lighting stage, the power signal is at high voltage level; the data signal is at low voltage level; the scanning signal is at low voltage level.

3. A pixel driving circuit, comprising: a first thin-film transistor (TFT), a second TFT, a third TFT, a fourth TFT, a capacitor, and an organic light-emitting diode (OLED);

a gate of the first TFT electrically connected to a first node, a source of the first TFT electrically connected to a second node, a drain of the first TFT electrically connected to a power signal;

a gate of the second TFT electrically connected to a scanning signal, a source of the second TFT electrically connected to a first reference voltage signal, a drain of the second TFT electrically connected to the first node;

a gate of the third TFT electrically connected to the scanning signal; a source of the third TFT electrically connected to a drain of the fourth TFT; a drain of the third TFT is electrically connected to the second node;

a gate of the fourth TFT electrically connected to a data signal, a source of the fourth electrically connected to a second reference voltage signal;

one terminal of the capacitor electrically connected to the first node; the other terminal of the capacitor electrically connected to the second node;

an anode of the OLED electrically connected to the second node; a cathode of the OLED electrically connected to a ground terminal.

4. The pixel driving circuit of claim 3, wherein the first reference voltage signal and the second reference voltage signal both are constant low voltage; the power signal is constant high voltage; the data signal and the scanning signal correspond to a compensation stage of threshold voltage and a lighting stage successively;

the data signal is a display data signal at high voltage level, and the scanning signal Vsel1 is at high voltage level during the compensation stage of threshold voltage;

the data signal is at low voltage level; the scanning signal is at low voltage level during the lighting stage.

5. The pixel driving circuit of claim 4, wherein the data signal and the scanning signal both are generated through an external timing controller.

6. The pixel driving circuit of claim 3, wherein the first reference voltage signal is the power signal.

7. The pixel driving circuit of claim 6, wherein the second reference voltage signal is constant low voltage; the power signal, the data signal, and the scanning signal correspond to a compensation stage of threshold voltage and a lighting stage.

during the compensation stage of threshold voltage, the power signal is at referring low voltage level; the data signal is the display data signal at high voltage level; the scanning signal is at high voltage level;

during the lighting stage, the power signal is at high voltage level; the data signal is at low voltage level; the scanning signal is at low voltage level.

8. The pixel driving circuit of claim 7, wherein the power signal, the data signal, and the scanning signal all are generated through an external timing controller.

9. The pixel driving circuit of claim 3, wherein a voltage across a gate and a source of the first TFT satisfies the following equation:

$$V_{gs} = \left[\left(\frac{W}{L} \right)_{T4} / \left(\frac{W}{L} \right)_{T1} \right]^{\frac{1}{2}} (VDATA1 - Vb - Vth3) + Vth1;$$

where Vgs indicates the voltage across a gate and a source of the first TFT; Vb indicates a second reference voltage provided by the second reference voltage signal;

$$\left(\frac{W}{L}\right)_{T4}$$

indicates the ratio of the width to the length of a channel of the fourth TFT;

$$\left(\frac{W}{L}\right)_{T1}$$

indicates the ratio of the width to the length of a channel of the first TFT; VDATA1 is a display data signal at high voltage level provided by the data signal; Vth3 is a threshold voltage imposed on the third TFT; Vth1 is the threshold voltage imposed on the first TFT.

10. The pixel driving circuit of claim 3, wherein the second reference voltage Vb provided by the second reference signal needs to satisfy the following equation:

$$Vb < VDATA1 - Vth3;$$

where a display data signal at high voltage level provided by the data signal is a threshold voltage of the third TFT.

11. The pixel driving circuit of claim 3, wherein the TFT, the second TFT, the third TFT, and the fourth TFT all are low temperature poly-silicon (LTPS) TFTs, oxide semiconductor TFTs, or amorphous silicon (α -Si) TFTs.

12. An organic light-emitting diode (OLED) display, comprising a pixel driving circuit, the pixel driving circuit comprising: a first thin-film transistor (TFT), a second TFT, a third TFT, a fourth TFT, a capacitor, and an OLED;

a gate of the first TFT electrically connected to a first node, a source of the first TFT electrically connected to a second node, a drain of the first TFT electrically connected to a power signal;

a gate of the second TFT electrically connected to a scanning signal, a source of the second TFT electrically connected to a first reference voltage signal, a drain of the second TFT electrically connected to the first node;

a gate of the third TFT electrically connected to the scanning signal; a source of the third TFT electrically connected to a drain of the fourth TFT; a drain of the third TFT is electrically connected to the second node;

a gate of the fourth TFT electrically connected to a data signal, a source of the fourth TFT electrically connected to a second reference voltage signal;

one terminal of the capacitor electrically connected to the first node; the other terminal of the capacitor electrically connected to the second node;

an anode of the OLED electrically connected to the second node; a cathode of the OLED electrically connected to a ground terminal.

13. The OLED display of claim **12**, wherein the first reference voltage signal and the second reference voltage signal both are constant low voltage; the power signal is constant high voltage; the data signal and the scanning signal correspond to a compensation stage of threshold voltage and a lighting stage successively;

the data signal is a display data signal at high voltage level, and the scanning signal Vsel1 is at high voltage level during the compensation stage of threshold voltage;

the data signal is at low voltage level; the scanning signal is at low voltage level during the lighting stage.

14. The OLED display of claim **13**, wherein the data signal and the scanning signal both are generated through an external timing controller.

15. The OLED display of claim **12**, wherein the first reference voltage signal is the power signal.

16. The OLED display of claim **15**, wherein the second reference voltage signal is constant low voltage; the power signal, the data signal, and the scanning signal correspond to a compensation stage of threshold voltage and a lighting stage.

during the compensation stage of threshold voltage, the power signal is at referring low voltage level; the data signal is the display data signal at high voltage level; the scanning signal is at high voltage level;

during the lighting stage, the power signal is at high voltage level; the data signal is at low voltage level; the scanning signal is at low voltage level.

17. The OLED display of claim **16**, wherein the power signal, the data signal, and the scanning signal all are generated through an external timing controller.

18. The OLED display of claim **12**, wherein a voltage across a gate and a source of the first TFT satisfies the following equation:

$$V_{gs} = \left[\left(\frac{W}{L} \right)_{T4} / \left(\frac{W}{L} \right)_{T1} \right]^{\frac{1}{2}} (V_{DATA1} - V_b - V_{th3}) + V_{th1};$$

where Vgs indicates the voltage across a gate and a source of the first TFT; Vb indicates a second reference voltage provided by the second reference voltage signal;

$$\left(\frac{W}{L} \right)_{T4}$$

indicates the ratio of the width to the length of a channel of the fourth TFT;

$$\left(\frac{W}{L} \right)_{T1}$$

indicates the ratio of the width to the length of a channel of the first TFT; VDATA1 is a display data signal at high voltage level provided by the data signal; Vth3 is a threshold voltage imposed on the third TFT; Vth1 is the threshold voltage imposed on the first TFT.

19. The OLED display of claim **12**, wherein the second reference voltage Vb provided by the second reference signal needs to satisfy the following equation:

$$V_b < V_{DATA1} - V_{th3};$$

where a display data signal at high voltage level provided by the data signal is a threshold voltage of the third TFT.

20. The OLED display of claim **12**, wherein the TFT, the second TFT, the third TFT, and the fourth TFT all are low temperature poly-silicon (LTPS) TFTs, oxide semiconductor TFTs, or amorphous silicon (α -Si) TFTs.

* * * * *

专利名称(译)	像素驱动电路和OLED显示器件		
公开(公告)号	US20180269232A1	公开(公告)日	2018-09-20
申请号	US15/533445	申请日	2017-04-20
[标]申请(专利权)人(译)	深圳市华星光电技术有限公司		
申请(专利权)人(译)	深圳中星光电科技有限公司		
当前申请(专利权)人(译)	深圳中星光电科技有限公司		
[标]发明人	CAI YUYING		
发明人	CAI, YUYING		
IPC分类号	H01L27/12 H01L27/32 G09G3/3225 H01L51/52		
CPC分类号	H01L27/1214 H01L27/3244 G09G3/3225 H01L51/5206 H01L51/5221 G09G2310/0264 G09G3/3233 G09G2300/0819 G09G2300/0861 G09G2310/0251 G09G2310/0262 G09G2320/043		
优先权	201710156977.6 2017-03-16 CN		
其他公开文献	US10347658		
外部链接	Espacenet USPTO		

摘要(译)

提供像素驱动电路和OLED显示器。像素驱动电路包括第一TFT，第二TFT，第三TFT，第四TFT，电容器和OLED。第三TFT的栅极耦合到扫描信号。第三TFT的源极耦合到第四TFT的漏极。第四TFT的栅极耦合到数据信号，第四TFT的源极耦合到第二参考电压信号。第四TFT在阈值电压的补偿阶段期间利用数据信号和第二参考信号控制第一TFT的电流。此外，补偿第一TFT的补偿电压。

